Memory, processor system and method for performing write operations on a memory region

ABSTRACT

A memory is provided which has a memory region for storing data, an input for receiving a data bundle with a plurality of temporally sequential data blocks and an input for receiving a data mask signal which is assigned to the data bundle. The memory also has a unit for receiving a data block from the plurality of temporally sequential data bundle data blocks which is to be written into the memory region in dependence on the data mask signal. The memory also includes a unit for writing the received data block into the memory region.

FIELD OF THE INVENTION

[0001] The present invention relates to the field of data storage systems and, more specifically, to the storage of data in data storage systems.

BACKGROUND OF THE INVENTION AND PRIOR ART

[0002] To perform a write operation on a memory such as a RAM (RAM random access memory=memory with random access), an address, which is assigned to the memory cell in which the data are to be stored, is typically entered in the storage system via an address line. Using the address a column and row line of the storage system is selected and put into an active state, so that the appropriate data can be written into the assigned memory cell.

[0003] The ongoing development of data processing devices in respect of processing speeds and the amounts of data made it necessary to design RAMs of ever increasing capacity and higher data throughput.

[0004] Activation of the appropriate column and row line always entails a certain expenditure of time, however, making it desirable to transfer as much data as possible each time the storage system is accessed in order to make the most effective use of the data line and to maximize the in-use time of the data line.

[0005] A known method of performing a write access on the storage system is to transfer data bundles of successive data blocks, which are stored e.g. in successive memory cells of the same line of the memory. This method increases the data throughput since a bundle of data blocks is transferred for each access operation while e.g. the column address line is activated only once.

[0006] Since, however, it is not always desirable or necessary to store a whole bundle of data blocks in one write operation, a data mask signal, which is assigned to a data block, is used to mask data for the write and read instructions.

[0007] In the read mode the data mask signal has a latency (delay time) of two clock signal units and is used to put the data output buffer into a HiZ-like state in accordance with an output enable signal.

[0008] In the write mode the data mask signal has a latency of zero clock signal units in known storage systems and acts as a word mask. The input data of a data block are written into a memory region if the data mask signal is in a logically low state, while a write operation to the memory region is blocked if the data mask signal is in a logically high state.

[0009] In addition, in x16 operation, i.e. for a data bus line with 16 bits, in known storage systems a method is used which employs two data mask signals so as to enable bytewise control to be achieved. The first data mask signal acts on the first eight bits of a data block and the second data mask signal acts on the last eight bits of the data block. This makes one-byte-level control possible for a 16 bit data line, so that e.g. just a single byte, i.e. eight bits, of the data block is written into the memory.

[0010] To enable a high data throughput to be achieved, it is desirable that the data should be transferred with a higher frequency, e.g. double the frequency of the clock signal.

[0011] However, this requires that the data mask signal be generated and transmitted with the frequency of the data blocks since, in known methods, the information of the data mask signal always refers to a single data block. Further, at high data signal transfer frequencies a transfer line which is optimized for high frequencies is needed for the data mask signals. In addition, the generation of the data mask signal with the time demands of an increased frequency adjusted to that of the data signal is complicated and costly. Another point is that existing equipment which is present in a processor system and adjusted to the simple clock signal frequency cannot be used.

SUMMARY OF THE INVENTION

[0012] It is the object of the present invention to provide a simpler and cheaper concept for storing data with high data transfer rates.

[0013] In accordance with a first aspect the invention, this object is achieved by a memory comprising a memory region for storing data; an input for receiving a data bundle with a plurality of temporally sequential data blocks; an input for receiving in parallel, a first signal and a second signal, the first signal and the second signal forming a data mask signal which is assigned to the data bundle; a unit for receiving from the plurality of temporally sequential data blocks of the data bundle a data block which is to be written into the memory region in dependence on the data mask signal; wherein the unit for receiving is formed to receive a first set of temporally sequential data blocks of data bundle depending on the first signal, which is to be written into the memory region, and a second set of temporally sequential data blocks of the data bundle depending of the second signal which is to be written into the memory region; and a unit for writing the received data block into the memory region.

[0014] In accordance with a second aspect of the invention, this object is achieved by a processor system comprising a memory comprising a memory region for storing data; an input for receiving a data bundle with a plurality of temporally sequential data blocks; an input for receiving in parallel, a first signal and a second signal, the first signal and the second signal forming a data mask signal which is assigned to the data bundle; a unit for receiving from the plurality of temporally sequential data blocks of the data bundle a data block which is to be written into the memory region in dependence on the data mask signal; wherein the unit for receiving is formed to receive a first set of temporally sequential data blocks of data bundle depending on the first signal, which is to be written into the memory region, and a second set of temporally sequential data blocks of the data bundle depending of the second signal which is to be written into the memory region; and a unit for writing the received data block into the memory region; and a central processing unit comprising a unit for generating a data bundle with a plurality of temporally sequential data blocks; and a unit for generating the first and the second signal, the first signal and the second signal forming a data mask signal which is assigned to the data bundle.

[0015] In accordance with the third aspect of the invention, this object is achieved by a method for performing write operations on a memory region comprising the following steps, receiving a first signal and a second signal in parallel, the signals forming data mask signal; receiving a data bundle with a plurality of temporally sequential data blocks; receiving a data block having a first set of temporally sequential data blocks of the data bundle depending on the first signal, which is to be written into the memory region, and a second set of temporally sequential data blocks of the data bundle depending on the second signal which is to be written into the memory region; and writing the received data block into the memory region.

[0016] The present invention is based on the finding that a selection method for selecting data to be written into a memory can be achieved by using a data mask signal containing information which is assigned to a data bundle which comprises a number of data blocks. Depending on the data mask signal which is assigned to a data bundle, a data block is obtained from a plurality of temporally sequential data blocks of the data bundle and the data block thus obtained is written into a memory region.

[0017] An advantage of the present invention is that the data mask signal information assigned to the data bundle can be transferred with a lower frequency than the frequency of the data signal, in consequence of which the transfer line does not have to be optimized to the high frequency of the data. In one embodiment the data mask signal is generated as the address and transferred on the address line, providing the opportunity of further cost cutting and reduced circuit complexity.

[0018] In a preferred embodiment a first and second data mask signal are used to perform a selection method for obtaining a data block from a plurality of temporally sequential data blocks for storage in a memory region. The first data mask signal, which can assume two logical states, is used to mask a first set of temporally sequential data blocks of a data bundle, while the second data mask signal with two logical states is used to perform masking of a second set of temporally sequential data blocks of the data bundle.

[0019] In one embodiment a data bundle comprises two temporally sequential data blocks, the first data mask signal masking the earlier data block, and the second data mask signal masking the later data block. In another embodiment the data bundle comprises four temporally sequential data blocks, the first data mask signal masking the two earlier data blocks of the data bundle, and the second data mask signal masking the last two data blocks of the data bundle.

BRIEF DESCRIPTION OF THE DRAWINGS

[0020] Preferred embodiments of the present invention are described in more detail below making reference to the enclosed drawings, in which

[0021]FIG. 1 shows a block diagram of an embodiment of the present invention;

[0022]FIG. 2 shows a block diagram of a preferred embodiment of the present invention;

[0023]FIG. 3 shows a timing diagram which depicts the behaviour with time of the signals of a first preferred embodiment of the present invention;

[0024]FIG. 4 shows a timing diagram which depicts the behaviour with time of the signals of a second preferred embodiment of the present invention; and

[0025]FIG. 5 shows a block diagram of an embodiment of a processor system.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0026]FIG. 1 shows, as an embodiment of the present invention, a memory 110, which might be a RAM or DRAM, and which contains a selection unit 112 and a memory region 114. The memory 110 also has a first input 116 for applying a data mask signal DM and a second input 118 for applying data signals DQ. The first input 116 is connected to a first input 122 of the selection unit 112 via a line 120. Also, the second input 118 is connected to a second input 126 of the selection unit 112 via a line 124. Furthermore, an output 128 of the selection unit 112 is connected to a memory region 114 via a line 130.

[0027] In operation, data bundles with a plurality of temporally sequential data blocks are applied to the second input 118, the data block signals preferably having a doubled clock signal frequency. The data blocks might e.g. consist of a word with 8 bits or, in a x16 mode, 16 bits, the line 124 preferably being designed to transfer the individual bits of the data blocks in parallel. A data bundle can e.g. have a length of two temporally sequential data blocks or a length of four temporally sequential data blocks. The data bundles with the plurality of temporally sequential data blocks to be stored, applied via the input 118, are input to the selection unit 112 via the line 124. In addition, a data mask signal DM is input via the input 116 and the line 120, the data mask signal containing information for masking a data bundle. Using the data mask signal DM the selection unit 112 then performs a selection method to select for each data bundle which of the plurality of temporally sequential data blocks of the data bundle of the data signal DQ should be used for storage in the memory region 114.

[0028] For preference the line 120 can have two or more parallel signal lines, so as e.g. to transfer the data mask information as two data mask signals with two logical states, as is described below making reference to FIG. 2. Furthermore, the data mask signal can be transferred on one signal line and comprise more than two logical states so as to perform the selection method for obtaining the data blocks of a data bundle to the memory.

[0029] If the data bundles have only two temporally sequential data blocks, e.g., then the data mask information which is input comprises four logical states in order to encompass the four possibilities named hereafter, the four states resulting e.g. from two signals, each with two logical states. Firstly the information can indicate that both data blocks of a special data bundle are to be stored, the second possibility is that neither of the data blocks of a special data bundle is intended for storage, the third possibility that just the earlier data block of a special data bundle should be stored, and the fourth possibility is that just the later data block of a special data bundle is to be stored.

[0030] Equally, the data bundle can comprise more than two data blocks. The data mask information might then e.g. result in a first unit of earlier data blocks and a second unit of later data blocks being controlled as regards being written into the memory region, as will be explained in more detail making reference to FIG. 4.

[0031] Moreover, the data mask information can also comprise more than four logical states, in order e.g. to control with sufficient precision a data bundle with a large number of data blocks.

[0032] Using the data mask signal the selection unit 112 performs the selection method for a respective data bundle, i.e. the masking of the data blocks of the data bundle, employing known devices. Such known devices comprise e.g. known logic elements, which are connected to delay units so as to effect blocking of a storage operation for a particular data block or to perform a storage operation for a particular data block, all at the appropriate time.

[0033] Once the data blocks of a respective data bundle have been obtained for storage through the selection process, the data blocks to be stored are placed on the line 130 via the output 128 of the selection unit and are then stored in the memory region 114 using known devices.

[0034] Making reference to FIG. 2 a preferred embodiment of the present invention will now be explained. A memory 210 comprises a selection unit 212 and a memory region 214. The selection unit 212 has two inputs 222 a and 222 b connected respectively to data mask signal lines 220 a and 220 b. The selection unit 212 also has an input 226 which supplies data information DQ, which comprises data bundles with a number of temporally sequential data blocks, via a data line 224. Another input 236 of the selection unit 212 is connected to a line 232 to receive a signal SCHREIBEN as command signal, which is generated by e.g. a central processing unit. The selection unit 212 also has an input 238, connected to clock signal line 234, to receive a clock signal CK.

[0035] In conformity with the embodiment of FIG. 1 the selection unit 212 has an output 228, which is connected to the memory region 214 via a line 230.

[0036] One way of operation of a first preferred embodiment, wherein the selection unit 212 is designed to process data bundles with two data blocks, will now be explained making reference to FIG. 3, and one way of operation of a second preferred embodiment, wherein the selection unit 212 is designed to process data bundles with four data blocks, will then be explained making reference to FIG. 4.

[0037]FIG. 3 shows a timing diagram, wherein the clock signals CK imposed on the input 238, the WRITE signals imposed on the input 236, the data signals DQ imposed on the input 226, first data mask signals DM0 imposed on the input 222 a, second data mask signals DM1 imposed on the input 222 b, and write data signals at the output 228 of the selection unit 212 for writing data into the memory region 214, are depicted.

[0038] In this embodiment the data mask signals DM0 and DM1 are generated coincidentally with the WRITE signal which is assigned to a respective data bundle, preferably as address signals, and are processed in the selection unit 212 by appropriate known logic devices. As can be seen from the diagram, the data signals DQ are generated with double the clock signal frequency.

[0039] In FIG. 3 five WRITE signals WR0, WR1, WR2, WR3 and WR4 are shown, which are generated successively one after the other in unison with the clock signal CK. The timing diagram also shows the data mask signals DM0 and DM1, with two logical states, containing the data mask information.

[0040] As can be seen from FIG. 3, the signals DM0 and DM1 are both in a logically low state at the time of appearance of the command signal WR0, which is assigned to a first data bundle D0. At the time of appearance of the command signal WR1, which is assigned to a second data bundle D1, the data mask signal DM0 which is assigned to the data bundle D1 is in a logically high state and the data mask signal DM1 which is assigned to the data bundle D1 is in a logically low state. At the time of appearance of the command signal WR2, which is assigned to the data bundle D2, the data mask signal DM0 is in a logically low state while the data mask signal DM1 is in a logically high state, as can be seen in the diagram. At the time of appearance of the command signal WR3, which is assigned to the data bundle D3, the data mask signal DM0 is in a logically high state and the data mask signal DM1 is in a logically high state. When the command signal WR4 which is assigned to the data block D4, appears, the data mask signal DM0 and the data mask signal DM1 are both in a logically low state.

[0041] In this embodiment the states of the data mask signals DM0 and DM1, i.e. the data mask information, which are assigned to a particular data bundle are entered as addresses and are sampled or processed further in the selection unit 212 coincidentally with the WRITE command signal. This means e.g. that for the first data bundle DO the data mask signal DM0 and the data mask signal DM1 are both in a logically low state, so that the data mask information can be regarded as a state with two logical bits 0.

[0042] The selection unit 212 is designed to use the data mask information to perform the selection process for obtaining the data blocks for writing into the memory region 214. In the embodiment which has been described this is achieved by using the data mask signal DM0 to prevent the earlier data block, marked with an a in the figure, of a data bundle from being written to the memory region 214 when the signal DM0 is at a logically high level and to perform a write operation for this block when the data mask signal DM0 is at a logically low level. Similarly the data mask signal DM1 is used to prevent the later data block, marked with a b in the figure, from being written when the data mask signal DM1 is at a logically high level and to perform a write operation for this block when the data mask signal DM1 is at a logically low level.

[0043] In the embodiment shown in FIG. 3 the data bundles have a latency of two clock cycles with respect to the appearance of the WRITE signal WR or, since the data mask signal for a particular data bundle is generated simultaneously with the WRITE signal, a latency of two clock cycles with respect to the data mask signals DM0 and DM1.

[0044] The selection method is accomplished by feeding the data mask signals into suitable known time displacement devices which, in conformity with the necessary displacement time, are designed so as to exclude the respective data block from the write process or not. This means that to exclude the earlier data block of a data bundle a shorter latency is necessary than in the case of the later data block, which is achieved through the data signals DM1.

[0045] In accordance with the above exposition this means that for the data bundle D0 both data blocks D0 a and D0 b of the data signal are selected for writing into the memory region 214 since the associated data mask signals DM0 and DM1, which appear simultaneously with the associated WRITE command signal WR0, are set to a logically low level. The selected data blocks are also imposed as write data signal on the output 228 for writing into the memory region 214.

[0046] For the second data bundle D1 this means that the earlier data block D1 a of the data bundle D1 is excluded from storage, as is indicated by the dark area on the write data signal in FIG. 3. In accordance with the fact that the data mask signal DM1 which is assigned to the third data bundle D2 is at a logically high level, the later data block D2 b of the data bundle D2 is also prevented from being stored. In accordance with the fact that the data mask signals DM0 and DM1 which are assigned to the fourth data bundle D3 are at a logically high level, the data blocks D3 a and D3 b are selected to be excluded from storage.

[0047] As can be seen in FIG. 3, in this embodiment the data mask signals DM0 and DM1 can have a pulse width greater than a pulse width of the data signals, which have double the frequency of the clock signal CK. The use of data mask signals with such large pulse widths is not possible for known devices since the data mask signal is always assigned to a data block and not to a data bundle, which would result in overlapping of the data mask signal with succeeding data blocks.

[0048] Furthermore this has the advantage that the data mask signals can be generated and transmitted simultaneously with the WRITE command signal with known devices, such as address devices used to generate and transmit address information. This represents a simplification as regards the provision of devices for generating and transmitting the data mask signals, e.g. of devices used to generate and transmit address signals.

[0049] As shown in FIG. 3, the data mask signal has a setup time t_(AS), which extends roughly from the instant the edge has risen to half the value of the high level to about the middle of the pulse. The signal profile of the data mask signals also exhibits a hold time t_(AH), which extends from about the middle of the pulse to the instant when the falling edge reaches about half the high level. Since in this embodiment the data mask signals DM0 and DM1 are input as addresses, the setup time t_(AS) and the hold time t_(AH) correspond to the address setup time and the address hold time.

[0050] Making reference to FIG. 4 a second preferred embodiment, wherein the data bundle comprises four temporally sequential data blocks, will now be explained. Also, the embodiment according cording to FIG. 4, in contrast to the embodiment according to FIG. 3, exhibits a latency of one clock cycle.

[0051]FIG. 4 shows a timing diagram in which the clock signals CK, the WRITE command signals, the data signals DQ, the data mask signals DM0 and DM1 and the write data signals are shown as a function of time. In the timing diagram of the WRITE command signal four write command signals Wr0, Wr1, Wr2 and Wr3 are shown. In contrast to FIG. 3, wherein an embodiment for processing a data bundle with two data blocks was shown, in this embodiment the WRITE command signals are generated with a temporal interval of two clock cycles of the clock signal CK since in this embodiment the data bundle has a length of four data blocks, two data blocks at a time being combined into a unit for controlling storage.

[0052] As in the embodiment according to FIG. 3, in this embodiment also the data mask signals DM0 and DM1 are input as addresses, which means that the data mask signals occur in synchronism with the WRITE command signals and thus likewise exhibit a temporal interval of two clock cycles.

[0053] As is shown in FIG. 4, the data mask signals DM0 and DM1, i.e. the data mask information, assigned to the data bundle D0, are both in a logically low state at the moment of appearance of the WRITE command signal Wr0. This means that the data blocks D0 a-D0 d of the data bundle D0, which is presented to the data line with a time delay of one clock cycle, are not excluded from being written into the memory region 214. The data mask information for the data bundle D0 has, according to the state of the data mask signals, a logically high state for the data mask signal DM0 and a logically low state for the data mask signal DM1.

[0054] In this embodiment the selection unit is so designed that the first two data blocks of a data bundle, e.g. for the data bundle D1 the data blocks D1 a and D1 b, form a unit as regards the decision whether storage is to be effected or not, both being excluded from storage if the data mask signal DM0 assigned to the data bundle is in a logically high state. If the data mask signal DM0 is in a logically low state, the two first data blocks of the data bundle are chosen for storage.

[0055] Similarly the last two data blocks of a data bundle constitute a unit as regards the storage decision process. If the data mask signal DM1 is in a logically high state, the last two data blocks of a data bundle are excluded from storage, if the data mask signal DM1 is in a logically low state, the last two blocks of the data bundle are chosen for storage.

[0056] Since the data mask signal DM0 for the second data bundle D1 is in a logically high state, the selection unit 212 chooses the first two data blocks D1 a and D1 b of the data bundle D1 so as to exclude them from the storage process, as is indicated by the dark areas. This means that the data blocks D1 a and D1 b are not presented at the output 228 to be written into the memory region 214, as the dark areas in the write data signals indicate.

[0057] In addition, the data mask information for the third data bundle D2 exhibits a logically low state for the data mask signal DM0 and a logically high state for the data mask signal DM1. This means that the selection unit 212 selects the last two data blocks of the data bundle D2, i.e. D2 c and D2 d, to exclude them from the storage process.

[0058] The data mask information for the data bundle D3 exhibits a logically high state for the data mask signal DM0 and a logically high state for the data mask signal DM1. Consequently, the selection unit 212, in response to the logically high states of the data mask signals for the data bundle D3, will exclude all the data blocks D3 a, D3 b, D3 c and D3 d from being written into the memory region 214, i.e. no data block of this data bundle is written into the memory region 214.

[0059] As is clear from the above, the selection unit 212 in the embodiment according to FIG. 4 is designed to make use of the data mask signals DM0 and DM1 to choose whether for the respective data bundle, which appears with a temporal delay of one clock cycle, the two earlier data blocks of the data bundle should be excluded from the write process or not and also whether the two later data blocks of the data bundle should be excluded from the write process or not. As has already been mentioned, the selection unit 212 for performing the selection process might e.g. employ known delay loops into which the data mask signals are fed so as to exclude selected data blocks from storage at the moment the respective assigned data blocks appear or to place data blocks on the line 230, known logic circuits being utilized for these actions.

[0060] As in the embodiment according to FIG. 3, in this embodiment too the data mask signals DM0 and DM1 are sampled as addresses, i.e. simultaneously with the WRITE command signal. Also the setup time t_(AS) and the hold time t_(AH), shown in FIG. 4 for the data mask signal DM1 which is assigned to the third data bundle D2, exhibit the address setup time and address hold time, respectively. In a particularly preferred embodiment the data mask signal DM0 and the data mask signal DM1 can here be used as an additional bit of an addressing signal, so that an address bus line can be used to transmit the data mask signal, which constitutes a circuit design simplification.

[0061] Although processing of data bundles with a length of two or four data blocks is shown in the embodiments according to FIG. 3 and FIG. 4, further embodiments of the present invention can entail processing of data bundles with three or more than four data blocks.

[0062] Likewise, more than two data information bits, i.e. more than two data signals DM0 and DM1 can be provided, to achieve an appropriate granularity as regards selection. For example, in the embodiment according to FIG. 4, data mask information with four bits, i.e. four data mask signals, could be used in order to perform a decision method for each of the data blocks of a data bundle.

[0063] Furthermore, latencies of more than two clock cycles can be utilized in further preferred embodiments, the setting being effected to a latency and a granularity or by setting a delay unit of the selection unit 212.

[0064] In one embodiment the latency and the granularity, i.e. the number of data blocks which are controlled together in a unit as regards storage, can be kept flexible, so that by applying a control signal the selection unit 212 can be controlled to process a data bundle with a certain number of data blocks and a particular latency.

[0065] Making reference to FIG. 5, a processor system embodying the concept according to the present invention will now be explained.

[0066] A central processing unit 540 includes a command signal generating unit 542, a unit 544 for generating a data mask signal and a unit 546 for generating data bundles. The central processing unit 540 also contains a unit 548 for generating a clock signal CK and which is connected to an input 552 of the selection unit 512 via a line 550. The command signal generating unit 542 is connected to an input 536 of a selection unit 512 of a memory 510 via a line 532. The memory 510 also includes a memory region 514, which is connected to an output 528 of the selection unit 512 via a line 530. The unit 544 for generating a data mask signal is connected to an input 522 of the selection unit 512 via a line 520, and the unit 546 for generating data bundles is connected to an input 526 of the selection unit 512 via a line 524.

[0067] In operation the command signal generating unit 542 of the central processing unit 540 generates a WRITE signal, which is applied to the input 536 of the selection unit 512, and the unit 544 for generating a data mask signal generates a data mask signal, such as that shown e.g. in FIG. 3 and FIG. 4. In a particularly preferred embodiment the unit 544 for generating a data mask signal is a unit for generating address command signals, the line 520 then being an address bus line. Consequently, in this preferred embodiment the data mask signal is fed to the input 522 of the selection unit 512 as an address. The unit 546 for generating data bundles generates data bundles with temporally sequential data blocks, where a data bundle might e.g. have two data blocks according to FIG. 3 or four data blocks according to FIG. 4.

[0068] The unit 544 for generating a data mask signal and the command signal generating unit 542 are preferably so designed that the data mask signal is generated coincidentally with the WRITE command signal. In accordance with the embodiments according to FIG. 3 and FIG. 4 the data mask signal might comprise two data mask signals DM0, DM1 or more than two data mask signals.

[0069] The unit 546 for generating data bundles is preferably designed to generate the data bundles with a predetermined time displacement (latency) as regards the WRITE command signal and the data mask signals, where the latency might e.g. consist of one or two clock cycles of the clock signal CK.

[0070] In accordance with the embodiments described previously, the selection unit 512, under the control of the data mask signal DM and the data signal DQ, which comprises the data bundles generated by the unit 546, performs the selection process to select those data blocks which are to be written into the memory region 514. Once the data blocks received for writing have been determined, they are placed on the line 530 via the output 528 and are then transferred to the memory region 514, where they are stored in the associated memory cells.

LIST OF REFERENCE NUMERALS

[0071]110 memory

[0072]112 selection unit

[0073]114 memory region

[0074]116 first input

[0075]118 second input

[0076]120 line

[0077]122 input

[0078]124 line

[0079]126 input

[0080]128 output

[0081]130 line

[0082]210 memory

[0083]212 selection unit

[0084]214 memory region

[0085]220 line

[0086]220 a line

[0087]220 b line

[0088]222 a input

[0089]222 b input

[0090]224 line

[0091]226 input

[0092]230 line

[0093]232 line

[0094]234 line

[0095]236 input

[0096]238 input

[0097]510 memory

[0098]521 selection unit

[0099]514 memory region

[0100]522 input

[0101]524 line

[0102]526 input

[0103]528 output

[0104]530 line

[0105]532 line

[0106]536 input

[0107]540 central processing unit

[0108]542 command signal generating unit

[0109]544 unit for generating a data mask signal

[0110]546 unit for generating data bundles

[0111]548 unit for generating a clock signal

[0112]550 line

[0113]552 input 

We claim:
 1. Memory comprising a memory region for storing data; an input for receiving a data bundle with a plurality of temporally sequential data blocks; an input for receiving in parallel, a first signal and a second signal, the first signal and the second signal forming a data mask signal which is assigned to the data bundle; a unit for receiving from the plurality of temporally sequential data blocks of the data bundle a data block which is to be written into the memory region in dependence on the data mask signal; wherein the unit for receiving is formed to receive a first set of temporally sequential data blocks of data bundle depending on the first signal, which is to be written into the memory region, and a second set of temporally sequential data blocks of the data bundle depending of the second signal which is to be written into the memory region; and a unit for writing the received data block into the memory region.
 2. Memory according to claim 1, wherein the data bundle has two or four data blocks.
 3. Memory according to claim 1, wherein the data bundle has two temporally sequential data blocks and the first set of temporally sequential data blocks is the earlier data block of the data bundle and the second set of temporally sequential data blocks is the later data block of the data bundle.
 4. Memory according to claim 1, wherein the data bundle has four temporally sequential data blocks and the first set of temporally sequential data blocks are the two earlier data blocks of the data bundle and the second set of temporally sequential data blocks are the third and fourth data blocks of the data bundle.
 5. Memory according to claim 1, wherein the data mask signal constitutes an address signal.
 6. Memory according to claim 1, wherein the data bundle is received with a time delay compared with the data mask signal, and wherein the unit for receiving a data block has a delay circuit to enable a data block from the plurality of temporally sequential data bundle data blocks which is to be written into the memory region to be received in dependence on the data mask signal.
 7. Memory according to claim 1, wherein the memory region is a RAM or DRAM memory region.
 8. Processor system comprising a memory region for storing data; an input for receiving a data bundle with a plurality of temporally sequential data blocks; an input for receiving in parallel, a first signal and a second signal, the first signal and the second signal forming a data mask signal which is assigned to the data bundle; a unit for receiving from the plurality of temporally sequential data blocks of the data bundle a data block which is to be written into the memory region in dependence on the data mask signal; wherein the unit for receiving is formed to receive a first set of temporally sequential data blocks of data bundle depending on the first signal, which is to be written into the memory region, and a second set of temporally sequential data blocks of the data bundle depending of the second signal which is to be written into the memory region; and a unit for writing the received data block into the memory region; and a central processing unit comprising a unit for generating a data bundle with a plurality of temporally sequential data blocks; and a unit for generating the first and the second signal, the first signal and the second signal forming a data mask signal which is assigned to the data bundle.
 9. Processor system according to claim 8, wherein the unit for generating a data mask signal is a unit for generating an address signal.
 10. Processor system according to claim 8, wherein the central processing unit also has a command signal generating unit designed to generate a WRITE command signal, and wherein the unit for generating a data mask signal is designed to generate the data mask signal coincidentally with the WRITE command signal.
 11. Processor system according to claim 8, wherein the central processing unit also has a unit for generating a clock signal, and wherein the unit for generating data bundles is designed to generate the data bundle with a time delay of N clock signal cycles compared with the data mask signal.
 12. Method for performing write operations on a memory region comprising the following steps: receiving a first signal and a second signal in parallel, the signals forming data mask signal; receiving a data bundle with a plurality of temporally sequential data blocks; receiving a data block having a first set of temporally sequential data blocks of the data bundle depending on the first signal, which is to be written into the memory region, and a second set of temporally sequential data blocks of the data bundle depending on the second signal which is to be written into the memory region; and writing the received data block into the memory region. 